# Hybrid Electronics Laboratory 

Design and Simulation of Arithmetic Logic Unit

Aim: To study 4-bit Arithmetic Logic Unit (ALU).

## Objectives:

1. To understand the arithmetic and logical operations.
2. To understand architecture of ALU.

## Theory:

## 1. Introduction to Arithmetic Logic Unit

In ECL, TTL and CMOS, there are available integrated packages which are referred to as arithmetic logic units (ALU). The logic circuitry in this units is entirely combinational (i.e. consists of gates with no feedback and no flip-flops).The ALU is an extremely versatile and useful device since, it makes available, in single package, facility for performing many different logical and arithmetic operations.

Arithmetic Logic Unit (ALU) is a critical component of a microprocessor and is the core component of central processing unit.


Fig. 1 Central Processing Unit (CPU)

ALU's comprise the combinational logic that implements logic operations such as AND, OR and arithmetic operations, such as ADD, SUBTRACT.

Functionally, the operation of typical ALU is represented as shown in diagram below,


Fig. 2 Functional representation of Arithmetic Logic Unit

## 2. Functional Description of 4-bit Arithmetic Logic Unit

Controlled by the four function select inputs (S0 to S3) and the mode control input (M), ALU can perform all the 16 possible logic operations or 16 different arithmetic operations on active HIGH or active LOW operands.

When the mode control input (M) is HIGH, all internal carries are inhibited and the device performs logic operations on the individual bits. When M is LOW, the carries are enabled and the ALU performs arithmetic operations on the two 4-bit words. The ALU incorporates full internal carry look-ahead and provides for either ripple carry between devices using the $\mathrm{Cn}+4$ output, or for carry look-ahead between packages using the carry propagation $(\mathrm{P})$ and carry generate ( G ) signals. $P$ and $G$ are not affected by carry in.

For high-speed operation the device is used in conjunction with the ALU carry look-ahead circuit. One carry look-ahead package is required for each group of four ALU devices. Carry look-ahead can be provided at various levels and offers high-speed capability over extremely
long word lengths. The comparator output ( $\mathrm{A}=\mathrm{B}$ ) of the device goes HIGH when all four function outputs (F0 to F3) are HIGH and can be used to indicate logic equivalence over 4 bits when the unit is in the subtract mode. $\mathrm{A}=\mathrm{B}$ is an open collector output and can be wired-AND with other $A=B$ outputs to give a comparison for more than 4 bits. The open drain output $A=B$ should be used with an external pull-up resistor in order to establish a logic HIGH level. The $\mathrm{A}=\mathrm{B}$ signal can also be used with the $\mathrm{Cn}+4$ signal to indicate $\mathrm{A}>\mathrm{B}$ and $\mathrm{A}<\mathrm{B}$.

The function table lists the arithmetic operations that are performed without a carry in. An incoming carry adds a one to each operation. Thus, select code LHHL generates A minus B minus 1 ( 2 s complement notation) without a carry in and generates A minus B when a carry is applied.

Because subtraction is actually performed by complementary addition (1s complement), a carry out means borrow; thus, a carry is generated when there is no under-flow and no carry is generated when there is underflow.

As indicated, the ALU can be used with either active LOW inputs producing active LOW outputs (Table 1) or with active HIGH inputs producing active HIGH outputs (Table 2).

| MODE SELECT INPUTS |  |  |  | ACTIVE HIGH INPUTS AND OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{S}_{3}$ | $\mathrm{S}_{2}$ | $\mathrm{S}_{1}$ | $\mathrm{S}_{0}$ | $\underset{(M=H)}{\text { LOGIC }}$ $(\mathrm{M}=\mathrm{H})$ | ARITHMETIC ${ }^{(2)}$ $\left(M=L ; C_{n}=H\right)$ |
| L | L | L | L | $\overline{\mathrm{A}}$ | A |
| L | L | L | H | $\overline{A+B}$ | $A+B$ |
| L | L | H | L | $\overline{\mathrm{A}} \mathrm{B}$ | $A+\bar{B}$ |
| L | L | H | H | logical 0 | minus 1 |
| L | H | L | L | $\overline{\mathrm{AB}}$ | A plus $A \bar{B}$ |
| L | H | L | H | $\bar{B}$ | $(A+B)$ plus $A \bar{B}$ |
| L | H | H | L | $A \oplus B$ | $A$ minus $B$ minus 1 |
| L | H | H | H | $A \bar{B}$ | $A \bar{B}$ minus 1 |
| H | L | L | L | $\overline{\mathrm{A}}+\mathrm{B}$ | $A$ plus $A B$ |
| H | L | L | H | $\bar{A} \bar{\oplus} \bar{B}$ | A plus B |
| H | L | H | L | B | $(A+\bar{B})$ plus $A B$ |
| H | L | H | H | AB | $A B$ minus 1 |
| H | H | L | L | logical 1 | A plus $\mathrm{A}^{(1)}$ |
| H | H | L | H | $A+\bar{B}$ | $(A+B)$ plus $A$ |
| H | H | H | L | $A+B$ | $(A+\bar{B})$ plus $A$ |
| H | H | H | H | A | A minus 1 |

Table1: Function Table for active low inputs and outputs
Notes to the function tables:

1. Each bit is shifted to the next more significant position.
2. Arithmetic operations expressed in 2 s complement notation.

$$
\begin{aligned}
& \mathrm{H}=\mathrm{HIGH} \text { voltage level } \\
& \mathrm{L}=\mathrm{LOW} \text { voltage level }
\end{aligned}
$$

| MODE SELECT INPUTS |  |  |  | ACTIVE HIGH INPUTS AND OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{S}_{3}$ | $\mathrm{S}_{2}$ | $\mathrm{S}_{1}$ | $\mathrm{S}_{0}$ | $\begin{aligned} & \text { LOGIC } \\ & (M=H) \end{aligned}$ | ARITHMETIC ${ }^{(2)}$ $\left(M=L ; C_{n}=H\right)$ |
| L | L | L | L | $\overline{\mathrm{A}}$ | A |
| L | L | L | H | $\overline{A+B}$ | $A+B$ |
| L | L | H | L | $\overline{\mathrm{A}} \mathrm{B}$ | $A+\bar{B}$ |
| L | L | H | H | logical 0 | minus 1 |
| L | H | L | L | $\overline{\mathrm{AB}}$ | A plus $A \bar{B}$ |
| L | H | L | H | $\bar{B}$ | $(A+B)$ plus $A \bar{B}$ |
| L | H | H | L | $A \oplus B$ | A minus B minus 1 |
| L | H | H | H | $A \bar{B}$ | $A \bar{B}$ minus 1 |
| H | L | L | L | $\bar{A}+B$ | $A$ plus $A B$ |
| H | L | L | H | $\bar{A} \oplus \bar{B}$ | A plus B |
| H | L | H | L | B | $(A+\bar{B})$ plus $A B$ |
| H | L | H | H | $A B$ | $A B$ minus 1 |
| H | H | L | L | logical 1 | A plus $\mathrm{A}^{(1)}$ |
| H | H | L | H | $A+\bar{B}$ | $(A+B)$ plus $A$ |
| H | H | H | L | $A+B$ | $(\mathrm{A}+\overline{\mathrm{B}})$ plus A |
| H | H | H | H | A | A minus 1 |

Table2: Function Table for active high inputs and outputs
Notes to the function tables:

1. Each bit is shifted to the next more significant position.
2. Arithmetic operations expressed in 2 s complement notation.

$$
\mathrm{H}=\mathrm{HIGH} \text { voltage level }
$$

$\mathrm{L}=\mathrm{LOW}$ voltage level

## 3. Logic Diagram



Fig. 3 Logic Diagram of Arithmetic Logic Unit

## 4. Examples for arithmetic operations in ALU

### 4.1 Binary Adder-Subtractor

The most basic arithmetic operation is the addition of two binary digits. This simple addition consists of four possible elementary operations. $0+0=0,0+1=1,1+0=1,1+1=10$. The first three operations produce sum of one digit, but when the both augends and addend bits are equal 1 , the binary sum consists of two digits. The higher significant bit of the result is called carry. When the augends and addend number contains more significant digits, the carry obtained from the addition of the two bits is called half adder. One that performs the addition of three bits (two significant bits and a previous carry) is called half adder. The name of circuit is from the fact that two half adders can be employed to implement a full adder.

A binary adder-subtractor is a combinational circuit that performs the arithmetic operations of addition and subtraction with binary numbers. Connecting n full adders in cascade produces a binary adder for two n-bit numbers.

The subtraction circuit is included by providing a complementing circuit.

### 4.1.1 Binary Adder

A binary adder is a digital circuit that produces the arithmetic sum of two binary numbers. It can be constructed with full adder connected in cascade, the output carry from each full adder connected to the input carry of the next full adder in the chain. Fig. 4 shows the interconnection of four full adder (FA) circuits to provide a 4-bit binary ripple carry adder. The augends bits of A and addend bits of B are designated by subscript numbers from right to left, with subscript 0denoting the least significant bit. The carries are connected in the chain through the full adders. The input carry to the adder is C 0 and it ripples through the full adder to the output carry C4.The $S$ output generate the required sum bits. An n-bit adder requires $n$ full adders with each output connected to the input carry of the next higher order full adder.


Fig 4: 4-Bit Adder

The bits are added with full adders, starting from the position to form the sum bit and carry. The input carry C 0 in the least significant position must be 0 . The value of $\mathrm{Ci}+1$ in a given significant position is the output carry of the full adder. This value is transferred into the input carry of the full adder that adds the bits one higher significant position to the left. The sum bits are thus generated starting from the rightmost position and are available for the correct sum bits to appear at the outputs.

The 4 bit adder is a typical example of a standard component. It can be used in many applications involving arithmetic operations. Observe that the design of this circuit by the
classical method would require a truth table with $29=512$ entries, since there are nine inputs to the circuit. By using an iterative method of cascading a standard function, it is possible to obtain a simple and straightforward implementation.

### 4.1.2 Binary Subtractor

The subtraction of unsigned binary numbers can be done most conveniently by means of complement. Subtraction A-B can be done by taking the 2's complement of B and adding it to A. The 2 's complement can be obtained by taking the 1 's complement and adding one to the least significant pair of bits. The 1's complement can be implemented with the inverters and a one can be added to the sum through the input carry.

The circuit for subtracting, A-B, consists of an adder with inverter placed between each data input B and the corresponding input of the full adder. The input carry C 0 must be equal to 1 when performing subtraction. The operation thus performed becomes A , plus the 1 's complement of B , plus 1.This is equal to A plus 2 's complement of B . For unsigned numbers this gives $\mathrm{A}-\mathrm{B}$ if $\mathrm{A} \geq$ B or the 2 's complement of $(\mathrm{B}-\mathrm{A})$ if $\mathrm{A}<\mathrm{B}$. for signed numbers, the result is $\mathrm{A}-\mathrm{B}$, provided that there is no overflow.

The addition and subtraction operations can be combined into one circuit with one common binary adder. This is done by including an EX-OR gate with each full adder. A 4-bit addersubtractor circuit is shown in fig 5 . The mode input M controls the operation. When $\mathrm{M}=0$, the circuit is an adder, and when $M=1$, the circuit becomes a subtractor. Each EX-OR gate receives input M and one of the inputs of B . when $\mathrm{M}=0$, we have $\mathrm{B}(\mathrm{Ex}-\mathrm{OR}) 0=\mathrm{B}$. the full adder receive the value of $B$, the input carry is 0 , and the circuit performs A plus $B$. when $M=1$, we have $\mathrm{B}(E x-O R) 1=\mathrm{B}^{\prime}$ and $\mathrm{C} 0=1$. The B inputs are complemented and a 1 is added through the input carry. The circuit performs the operation A plus the 2's complement of B. (The EX-OR with output is for detecting an overflow.)


Fig 5: 4-Bit Adder Subtractor

It is worth noting that binary numbers in the signed-complemented system are added and subtracted by the same basic addition and subtraction rules as unsigned numbers. Therefore, computers need only one common hardware circuit to handle both type of arithmetic. The user or programmer must interpret the results of such addition or subtraction differently, depending on whether it is assumed that the numbers are signed or unsigned.

## 5. Examples for Logical operations in ALU

In a 4-bit Arithmetic Logic Unit, logical operations are performed on individual bits.

### 5.1 EX-OR

In a 4 bit ALU , the inputs given are $\mathrm{A} 0, \mathrm{~A} 1, \mathrm{~A} 2, \mathrm{~A} 3$ and $\mathrm{B} 0, \mathrm{~B} 1, \mathrm{~B} 2, \mathrm{~B} 3$. Operations are performed on individual bits. Thus, as shown in a fig.6, inputs, A0 and B0 will give output F0.


Fig.6: Ex-OR Gate

| Inputs |  | Output |
| :---: | :---: | :---: |
| AO | B0 | FO |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

Table 3: Truth table for Ex-OR Gate
Similarly, for other inputs (A1, A2, A3), outputs (F1, F2, F3) are given.
Also, when active low inputs (A0', $\mathrm{A} 1^{\prime}, \mathrm{A} 2^{\prime}, \mathrm{A} 3^{\prime}$ and $\left.\mathrm{B} 0^{\prime}, \mathrm{B} 1^{\prime}, \mathrm{B} 2^{\prime}, \mathrm{B} 3^{\prime}\right)$ are taken, logical operation (here Ex-OR) can be done as shown in


Fig.7: Ex-OR Gate with active low inputs

| Inputs |  | Output |
| :---: | :---: | :---: |
| $\mathrm{AO}^{\prime}$ | $\mathrm{BO}^{\prime}$ | FO |
| 1 | 1 | 0 |
| 1 | 0 | 1 |
| 0 | 1 | 1 |
| 0 | 0 | 0 |

Table 4: Truth Table for Ex-OR Gate with active low input

## Procedure

1. Select an appropriate operation as Logical or Arithmetic using Tab control.
2. Enter four bit input A and / or B.
3. For Logic Operation $\mathrm{M}=1$ and 0 for arithmetic operation
4. Run / execute the simulation by pressing the run button and observe the output of Arithmetic Logic Unit on the output LED.
5. Repeat the procedure for different inputs and note down the corresponding outputs.

## Screen Shots:




## Result:

Four bit Arithmetic Logic Unit (ALU) is designed and simulated using logic gates. Forty eight logical and arithmatic operations are implemented.

## Assignment:

Design an 8-bit adder/subtractor using 74181s in cascade.

## Further Reading:

1. Digital Electronics, Tokheim, Tata-McGraw Hill, 4th Edition
2. Digital Design, M. Morris Mano, Pearson Education, 3rd Edition
